projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
cae010a
)
ARM: dts: Fix RGMII pinctrl timings
author
Maxime Coquelin
<
[email protected]
>
Thu, 1 Oct 2015 15:42:20 +0000
(17:42 +0200)
committer
Maxime Coquelin
<
[email protected]
>
Thu, 15 Oct 2015 11:45:46 +0000
(13:45 +0200)
These new re-timing values provides a better stability on Ethernet link.
Signed-off-by: Maxime Coquelin <
[email protected]
>
arch/arm/boot/dts/stih407-pinctrl.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/stih407-pinctrl.dtsi
b/arch/arm/boot/dts/stih407-pinctrl.dtsi
index 8fe542aa1fa4241537653a927b42cbc5b556078e..a538ae52d32b7cbbd8272b6aeadc25f65bf65919 100644
(file)
--- a/
arch/arm/boot/dts/stih407-pinctrl.dtsi
+++ b/
arch/arm/boot/dts/stih407-pinctrl.dtsi
@@
-216,9
+216,9
@@
rxd2 = <&pio1 6 ALT1 IN DE_IO 0 CLK_A>;
rxd3 = <&pio1 7 ALT1 IN DE_IO 0 CLK_A>;
rxdv = <&pio2 0 ALT1 IN DE_IO 0 CLK_A>;
- rxclk = <&pio2 2 ALT1 IN NICLK
50
0 CLK_A>;
+ rxclk = <&pio2 2 ALT1 IN NICLK 0 CLK_A>;
clk125 = <&pio3 7 ALT4 IN NICLK 0 CLK_A>;
- phyclk = <&pio2 3 ALT4 OUT NICLK 1
7
50 CLK_B>;
+ phyclk = <&pio2 3 ALT4 OUT NICLK 1
2
50 CLK_B>;
};
};