projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
429d6a3
)
ixgbe: fix bit toggled for 82599 reset fix.
author
Don Skidmore
<
[email protected]
>
Fri, 28 Feb 2014 04:32:42 +0000
(20:32 -0800)
committer
David S. Miller
<
[email protected]
>
Fri, 28 Feb 2014 17:40:56 +0000
(12:40 -0500)
The current code doesn't toggle the correct bit to reset the data pipeline
on Restart_AN assertion. This patch corrects that.
Signed-off-by: Don Skidmore <
[email protected]
>
Tested-by: Phil Schmitt <
[email protected]
>
Signed-off-by: Aaron Brown <
[email protected]
>
Signed-off-by: David S. Miller <
[email protected]
>
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c
patch
|
blob
|
history
diff --git
a/drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c
b/drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c
index 1c31d2d62f7593e6463a75463a644b2c2054b4e7..e919c28a70a6afdebc4664726dd600dda14fa3bf 100644
(file)
--- a/
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c
+++ b/
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c
@@
-2395,7
+2395,8
@@
static s32 ixgbe_reset_pipeline_82599(struct ixgbe_hw *hw)
autoc_reg |= IXGBE_AUTOC_AN_RESTART;
/* Write AUTOC register with toggled LMS[2] bit and Restart_AN */
- IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg ^ IXGBE_AUTOC_LMS_1G_AN);
+ IXGBE_WRITE_REG(hw, IXGBE_AUTOC,
+ autoc_reg ^ (0x4 << IXGBE_AUTOC_LMS_SHIFT));
/* Wait for AN to leave state 0 */
for (i = 0; i < 10; i++) {