projects
/
openwrt
/
staging
/
svanheule.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
27510dc
)
ramips: fix PCIe reset pins for MTC WR1201
author
Shiji Yang
<
[email protected]
>
Fri, 26 Jul 2024 10:19:15 +0000
(18:19 +0800)
committer
Hauke Mehrtens
<
[email protected]
>
Sun, 28 Jul 2024 23:09:24 +0000
(
01:09
+0200)
This router has two reset pins, GPIO 8 and GPIO 19. We have to
configure them correctly to ensure that the wireless NICs work
properly.
Fixes: https://github.com/openwrt/openwrt/issues/11736
Signed-off-by: Shiji Yang <
[email protected]
>
Link:
https://github.com/openwrt/openwrt/pull/16009
Signed-off-by: Hauke Mehrtens <
[email protected]
>
target/linux/ramips/dts/mt7621_mtc_wr1201.dts
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/mt7621_mtc_wr1201.dts
b/target/linux/ramips/dts/mt7621_mtc_wr1201.dts
index 31f3eb86570bd8a3b92fff2bca507c5b3304a647..24303ec5b38663c816acfe4b99df31821d0324f0 100644
(file)
--- a/
target/linux/ramips/dts/mt7621_mtc_wr1201.dts
+++ b/
target/linux/ramips/dts/mt7621_mtc_wr1201.dts
@@
-166,8
+166,18
@@
status = "okay";
};
+&pcie_pins {
+ uart3 {
+ groups = "uart3";
+ function = "gpio";
+ };
+};
+
&pcie {
status = "okay";
+
+ reset-gpios = <&gpio 8 GPIO_ACTIVE_LOW>,
+ <&gpio 19 GPIO_ACTIVE_LOW>;
};
&pcie0 {