projects
/
openwrt
/
staging
/
yousong.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
6f2c95f
)
ramips: mt7621: pbr-m1: increase SPI clock to 50MHz
author
Chuanhong Guo
<
[email protected]
>
Sun, 13 Sep 2020 10:53:25 +0000
(18:53 +0800)
committer
Chuanhong Guo
<
[email protected]
>
Sun, 13 Sep 2020 10:53:25 +0000
(18:53 +0800)
Signed-off-by: Chuanhong Guo <
[email protected]
>
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
b/target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
index 1e17eadde1312539fef03b9324e9987f8b4a88b9..15b717616e47ca5b763fb41aff51539ee78900d7 100644
(file)
--- a/
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
+++ b/
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
@@
-109,7
+109,8
@@
flash@0 {
compatible = "jedec,spi-nor";
reg = <0>;
- spi-max-frequency = <10000000>;
+ spi-max-frequency = <50000000>;
+ m25p,fast-read;
broken-flash-reset;
partitions {