projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
bfe2e93
)
[PATCH] Fix typos in Documentation/memory-barriers.txt
author
Aneesh Kumar
<
[email protected]
>
Mon, 15 May 2006 16:44:36 +0000
(09:44 -0700)
committer
Linus Torvalds
<
[email protected]
>
Mon, 15 May 2006 18:20:58 +0000
(11:20 -0700)
Fix some typos in Documentation/memory-barriers.txt
Signed-off-by: Aneesh Kumar K.V <
[email protected]
>
Cc: David Howells <
[email protected]
>
Signed-off-by: Andrew Morton <
[email protected]
>
Signed-off-by: Linus Torvalds <
[email protected]
>
Documentation/memory-barriers.txt
patch
|
blob
|
history
diff --git
a/Documentation/memory-barriers.txt
b/Documentation/memory-barriers.txt
index 92f0056d928c1f5ff485e250a93a843bb60058bc..c61d8b876fdbcba484a3ad149ac3d057dfb76bba 100644
(file)
--- a/
Documentation/memory-barriers.txt
+++ b/
Documentation/memory-barriers.txt
@@
-1031,7
+1031,7
@@
conflict on any particular lock.
LOCKS VS MEMORY ACCESSES
------------------------
-Consider the following: the system has a pair of spinlocks (
N
) and (Q), and
+Consider the following: the system has a pair of spinlocks (
M
) and (Q), and
three CPUs; then should the following sequence of events occur:
CPU 1 CPU 2
@@
-1678,7
+1678,7
@@
CPU's caches by some other cache event:
smp_wmb();
<A:modify v=2> <C:busy>
<C:queue v=2>
- p = &
b
; q = p;
+ p = &
v
; q = p;
<D:request p>
<B:modify p=&v> <D:commit p=&v>
<D:read p>