projects
/
openwrt
/
staging
/
pepe2k.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f0cc5f6
)
ramips: mt7621: pbr-m1: add pcie reset for asm1061
author
Chuanhong Guo
<
[email protected]
>
Sun, 13 Sep 2020 10:49:26 +0000
(18:49 +0800)
committer
Chuanhong Guo
<
[email protected]
>
Sun, 13 Sep 2020 10:49:26 +0000
(18:49 +0800)
this board has a pcie to sata bridge connected to pcie2 with a
separated pcie reset on gpio7.
add reset-gpios and corresponding pinctrl nodes into dts.
Signed-off-by: Chuanhong Guo <
[email protected]
>
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
b/target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
index 6b4d3b35d4927abbe072b093c5032fb32cf906b7..1e17eadde1312539fef03b9324e9987f8b4a88b9 100644
(file)
--- a/
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
+++ b/
target/linux/ramips/dts/mt7621_d-team_pbr-m1.dts
@@
-144,8
+144,20
@@
};
};
+&pinctrl {
+ uart3_gpio: uart3-gpio {
+ uart3 {
+ groups = "uart3";
+ function = "gpio";
+ };
+ };
+};
+
&pcie {
status = "okay";
+ pinctrl-0 = <&pcie_pins>, <&uart3_gpio>;
+ reset-gpios = <&gpio 19 GPIO_ACTIVE_LOW>,
+ <&gpio 7 GPIO_ACTIVE_LOW>;
};
&pcie0 {