projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8111477
)
dma-buf/sw-sync: Fix the is-signaled test to handle u32 wraparound
author
Chris Wilson
<
[email protected]
>
Thu, 29 Jun 2017 12:59:25 +0000
(13:59 +0100)
committer
Gustavo Padovan
<
[email protected]
>
Thu, 29 Jun 2017 21:51:49 +0000
(18:51 -0300)
Use the canonical __dma_fence_is_later() to compare the fence seqno
against the timeline seqno to check if the fence is signaled.
Signed-off-by: Chris Wilson <
[email protected]
>
Cc: Sumit Semwal <
[email protected]
>
Cc: Sean Paul <
[email protected]
>
Cc: Gustavo Padovan <
[email protected]
>
Reviewed-by: Sean Paul <
[email protected]
>
Signed-off-by: Gustavo Padovan <
[email protected]
>
Link:
http://patchwork.freedesktop.org/patch/msgid/
[email protected]
drivers/dma-buf/sw_sync.c
patch
|
blob
|
history
diff --git
a/drivers/dma-buf/sw_sync.c
b/drivers/dma-buf/sw_sync.c
index 69c5ff36e2f9e4f57ab72b87da2634332c97fe55..4d5d8c5e2534dae335a99f3f1a86f9f34a1e9b16 100644
(file)
--- a/
drivers/dma-buf/sw_sync.c
+++ b/
drivers/dma-buf/sw_sync.c
@@
-219,7
+219,7
@@
static bool timeline_fence_signaled(struct dma_fence *fence)
{
struct sync_timeline *parent = dma_fence_parent(fence);
- return
(fence->seqno > parent->value) ? false : true
;
+ return
!__dma_fence_is_later(fence->seqno, parent->value)
;
}
static bool timeline_fence_enable_signaling(struct dma_fence *fence)