clk: exynos4: Remove SoC-specific registers from save list

Current clock save list is shared for all Exynos4 SoCs, so it must
contain only registers present in all supported SoCs, because accessing
unavailable registers might have undefined effect.

This patch removes registers specific for particular SoCs from shared
save list, as they should be supported by separate SoC-specific lists.

Signed-off-by: Tomasz Figa <[email protected]>
Signed-off-by: Kyungmin Park <[email protected]>
Reviewed-by: Thomas Abraham <[email protected]>
Acked-by: Mike Turquette <[email protected]>
Signed-off-by: Kukjin Kim <[email protected]>

diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c
index 5e26d5d0d8a32bb00f08bacd1db6be22205edcf0..7ae0a05603547e6d3f0cf816b85aaaaee2506670 100644 (file)
--- a/drivers/clk/samsung/clk-exynos4.c
+++ b/drivers/clk/samsung/clk-exynos4.c
@@ -172,27 +172,21 @@ enum exynos4_clks {
  */
 static __initdata unsigned long exynos4_clk_regs[] = {
        SRC_LEFTBUS,
-       E4X12_GATE_IP_IMAGE,
        GATE_IP_RIGHTBUS,
-       E4X12_GATE_IP_PERIR,
        SRC_TOP0,
        SRC_TOP1,
        SRC_CAM,
        SRC_TV,
        SRC_MFC,
        SRC_G3D,
-       E4210_SRC_IMAGE,
        SRC_LCD0,
-       SRC_LCD1,
        SRC_MAUDIO,
        SRC_FSYS,
        SRC_PERIL0,
        SRC_PERIL1,
-       E4X12_SRC_CAM1,
        SRC_MASK_CAM,
        SRC_MASK_TV,
        SRC_MASK_LCD0,
-       SRC_MASK_LCD1,
        SRC_MASK_MAUDIO,
        SRC_MASK_FSYS,
        SRC_MASK_PERIL0,
@@ -204,8 +198,6 @@ static __initdata unsigned long exynos4_clk_regs[] = {
        DIV_G3D,
        DIV_IMAGE,
        DIV_LCD0,
-       E4210_DIV_LCD1,
-       E4X12_DIV_ISP,
        DIV_MAUDIO,
        DIV_FSYS0,
        DIV_FSYS1,
@@ -217,24 +209,16 @@ static __initdata unsigned long exynos4_clk_regs[] = {
        DIV_PERIL3,
        DIV_PERIL4,
        DIV_PERIL5,
-       E4X12_DIV_CAM1,
        GATE_SCLK_CAM,
        GATE_IP_CAM,
        GATE_IP_TV,
        GATE_IP_MFC,
        GATE_IP_G3D,
-       E4210_GATE_IP_IMAGE,
        GATE_IP_LCD0,
-       GATE_IP_LCD1,
-       E4X12_GATE_IP_MAUDIO,
        GATE_IP_FSYS,
        GATE_IP_GPS,
        GATE_IP_PERIL,
-       GATE_IP_PERIR,
-       E4X12_MPLL_CON0,
-       E4X12_SRC_DMC,
        APLL_CON0,
-       E4210_MPLL_CON0,
        SRC_CPU,
        DIV_CPU0,
 };