ASoC: Fix FLL reference clock division setup in WM8993

Signed-off-by: Mark Brown <[email protected]>

diff --git a/sound/soc/codecs/wm8993.c b/sound/soc/codecs/wm8993.c
index f9c49b3e559cc1ec7e5b77e838c037ce9ee31a78..e246ca07989751abf702241678827ccf6743cb64 100644 (file)
--- a/sound/soc/codecs/wm8993.c
+++ b/sound/soc/codecs/wm8993.c
@@ -345,8 +345,10 @@ static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
 
        /* Fref must be <=13.5MHz */
        div = 1;
+       fll_div->fll_clk_ref_div = 0;
        while ((Fref / div) > 13500000) {
                div *= 2;
+               fll_div->fll_clk_ref_div++;
 
                if (div > 8) {
                        pr_err("Can't scale %dMHz input down to <=13.5MHz\n",