projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
bb4e6ff
)
arm64: dts: rockchip: add the grf clk for dw-mipi-dsi on rk3399
author
Nickey Yang
<
[email protected]
>
Tue, 26 Sep 2017 07:55:22 +0000
(15:55 +0800)
committer
Heiko Stuebner
<
[email protected]
>
Tue, 26 Sep 2017 13:59:17 +0000
(15:59 +0200)
The clk of grf must be enabled before writing grf
register for rk3399.
Signed-off-by: Nickey Yang <
[email protected]
>
[the grf clock is already part of the binding since march 2017]
Signed-off-by: Heiko Stuebner <
[email protected]
>
arch/arm64/boot/dts/rockchip/rk3399.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
index 6aa43fd471480991229af00ae4bd66797af01bdf..ab7629c5b856d7a6ed2ac8e95600262e098a01d6 100644
(file)
--- a/
arch/arm64/boot/dts/rockchip/rk3399.dtsi
+++ b/
arch/arm64/boot/dts/rockchip/rk3399.dtsi
@@
-1630,8
+1630,8
@@
reg = <0x0 0xff960000 0x0 0x8000>;
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH 0>;
clocks = <&cru SCLK_DPHY_PLL>, <&cru PCLK_MIPI_DSI0>,
- <&cru SCLK_DPHY_TX0_CFG>;
- clock-names = "ref", "pclk", "phy_cfg";
+ <&cru SCLK_DPHY_TX0_CFG>
, <&cru PCLK_VIO_GRF>
;
+ clock-names = "ref", "pclk", "phy_cfg"
, "grf"
;
power-domains = <&power RK3399_PD_VIO>;
rockchip,grf = <&grf>;
status = "disabled";