projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 42affc2) | patch
video: exynos_dp: add bit-masking for LINK_TRAINING_CTL register
authorJingoo Han <[email protected]>
Wed, 12 Sep 2012 04:34:24 +0000 (13:34 +0900)
committerFlorian Tobias Schandinat <[email protected]>
Sat, 22 Sep 2012 21:39:53 +0000 (21:39 +0000)
commite3c02009003eebf84f7c56c7f330521553c8d299
treee46f7aadc47479976ce8bf8d9892d0bc5c2d5680tree | snapshot
parent42affc2de4d96634ba05b4e99313028e878a004ccommit | diff
video: exynos_dp: add bit-masking for LINK_TRAINING_CTL register

This patch adds bit-masking for LINK_TRAINING_CTL register, when
pre-emphasis level is set. The bit 3 and bit 2 of LINK_TRAINING_CTL
register are used for pre-emphasis level setting, so other bits
should be masked.

Signed-off-by: Jingoo Han <[email protected]>
Signed-off-by: Florian Tobias Schandinat <[email protected]>
drivers/video/exynos/exynos_dp_reg.c diff | blob | history
drivers/video/exynos/exynos_dp_reg.h diff | blob | history
John Crispins staging tree