projects / openwrt / staging / stintel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b63d6d4) | patch
mediatek: don't break auxadc without 32k clk
authorDaniel Golle <[email protected]>
Sun, 16 Oct 2022 18:35:50 +0000 (19:35 +0100)
committerDaniel Golle <[email protected]>
Tue, 18 Oct 2022 19:08:25 +0000 (20:08 +0100)
commitb00640bd062e3f496f349c05218dabf5cafcd8e2
tree7a9f3d61ac07ff7f06ca4a2cef4f14be096d0d67tree | snapshot
parentb63d6d4730fd0dc30ce6707338c398e8b9d61d86commit | diff
mediatek: don't break auxadc without 32k clk

Make the newly added 32k clock optional for the auxadc driver also used
on pre-filogic platforms.

Signed-off-by: Daniel Golle <[email protected]>
target/linux/mediatek/patches-5.15/501-auxadc-add-auxadc-32k-clk.patch diff | blob | history
Staging tree of Stijn Tintel