projects / openwrt / staging / stintel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 203b888) | patch
realtek: dsa: Add non-primary LAG ports to port matrix
authorSven Eckelmann <[email protected]>
Sat, 8 Nov 2025 07:29:27 +0000 (08:29 +0100)
committerRobert Marko <[email protected]>
Sat, 15 Nov 2025 10:17:21 +0000 (11:17 +0100)
commit993a44b24c4d0b3f8a24e3a82271189e0a73c779
tree0116f7486a989a4a438c1fa028760683bc222df3tree | snapshot
parent203b8886bd6f6abc73ec0c861fba3cf4adfec918commit | diff
realtek: dsa: Add non-primary LAG ports to port matrix

If ports of a RTL93xx switch are not added to a port matrix then they are
not used for the link aggregation. As result, communication will then just
break on non-primary interfaces.

This can be reproduced in balanced-xor and 802.3ad bandwidth mode.

Signed-off-by: Sven Eckelmann <[email protected]>
Link: https://github.com/openwrt/openwrt/pull/20729
Signed-off-by: Robert Marko <[email protected]>
target/linux/realtek/files-6.12/drivers/net/dsa/rtl83xx/dsa.c diff | blob | history
Staging tree of Stijn Tintel