projects / openwrt / staging / ynezz.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e0753c5) | patch
realtek: fix PLL register inconsistencies
authorMarkus Stockhausen <[email protected]>
Tue, 30 Aug 2022 14:44:02 +0000 (16:44 +0200)
committerHauke Mehrtens <[email protected]>
Wed, 31 Aug 2022 21:25:39 +0000 (23:25 +0200)
commit6ff21c436dd93646f924efdd73c4b3fc59501ad3
tree3819d5534f9ac46a7f411ca3fc10c2c4f5e37553tree | snapshot
parente0753c5d5cef5b03c60601364188afb262ccd02ecommit | diff
realtek: fix PLL register inconsistencies

Some devices have wrong/empty values in the PLL registers. Work
around that by reporting the default values.

Signed-off-by: Markus Stockhausen <[email protected]>
target/linux/realtek/files-5.10/drivers/clk/realtek/clk-rtl83xx.c diff | blob | history
Staging tree of Petr Stetiar