projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 765ae7c) | patch
ASoC: rsnd: tidyup DMA start/stop timing on SSI
authorKuninori Morimoto <[email protected]>
Thu, 15 Jan 2015 08:09:26 +0000 (08:09 +0000)
committerMark Brown <[email protected]>
Thu, 15 Jan 2015 11:37:49 +0000 (11:37 +0000)
commit1ceeab2679069738fc73da6d8256014d3e195dab
tree325cc3c0b5d755a79cece7ae0a57388c135b88aftree | snapshot
parent765ae7c8dda7d06d7ce74b35beb4c7ec06b78643commit | diff
ASoC: rsnd: tidyup DMA start/stop timing on SSI

Current DMA starts after SSI, and stops before SSI. but we need
to reverse these order. Otherwise, under/over run error might happen.

Signed-off-by: Kuninori Morimoto <[email protected]>
Signed-off-by: Mark Brown <[email protected]>
sound/soc/sh/rcar/ssi.c diff | blob | history
John Crispins staging tree