projects / openwrt / openwrt.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ac4516d) | patch
mediatek: CMCC RAX3000M: add RAX3000Me as alt model
authorMikhail Zhilkin <[email protected]>
Fri, 29 Aug 2025 19:24:19 +0000 (22:24 +0300)
committerHauke Mehrtens <[email protected]>
Tue, 9 Sep 2025 22:02:22 +0000 (00:02 +0200)
commit08478c517ea32e5155346db4ce7d62d4fd2761d2
tree6e4a3c056740c02ac3edeb61b2fc7f7e120cc6aatree | snapshot
parentac4516d64f99fb5d3c17c9be4ab320c7f7232fa3commit | diff
mediatek: CMCC RAX3000M: add RAX3000Me as alt model

The devices are basically identical. The RAX3000Me can be with
ddr3 RAM.

Signed-off-by: Mikhail Zhilkin <[email protected]>
Link: https://github.com/openwrt/openwrt/pull/19760
(cherry picked from commit 23f016cf1e76aaeb41da70c520dc65d34b5be741)
Signed-off-by: Mikhail Zhilkin <[email protected]>
Link: https://github.com/openwrt/openwrt/pull/19991
Signed-off-by: Hauke Mehrtens <[email protected]>
target/linux/mediatek/image/filogic.mk diff | blob | history
OpenWrt Source Repository