git.openwrt.org Git - openwrt/staging/thess.git/blob

   1 From c98bee18d0a094e37100c85effe5e161418f8644 Mon Sep 17 00:00:00 2001
   2 From: Lorenzo Bianconi <lorenzo@kernel.org>
   3 Date: Wed, 8 Jan 2025 10:50:44 +0100
   4 Subject: [PATCH 5/6] PCI: mediatek-gen3: Rely on msleep() in
   5  mtk_pcie_en7581_power_up()
   6 MIME-Version: 1.0
   7 Content-Type: text/plain; charset=UTF-8
   8 Content-Transfer-Encoding: 8bit
   9
  10 Since mtk_pcie_en7581_power_up() runs in non-atomic context, rely on
  11 msleep() routine instead of mdelay().
  12
  13 Link: https://lore.kernel.org/r/20250108-pcie-en7581-fixes-v6-5-21ac939a3b9b@kernel.org
  14 Signed-off-by: Lorenzo Bianconi <lorenzo@kernel.org>
  15 Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org>
  16 Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
  17 Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
  18 ---
  19  drivers/pci/controller/pcie-mediatek-gen3.c | 4 ++--
  20  1 file changed, 2 insertions(+), 2 deletions(-)
  21
  22 --- a/drivers/pci/controller/pcie-mediatek-gen3.c
  23 +++ b/drivers/pci/controller/pcie-mediatek-gen3.c
  24 @@ -885,7 +885,7 @@ static int mtk_pcie_en7581_power_up(stru
  25         reset_control_assert(pcie->mac_reset);
  26
  27         /* Wait for the time needed to complete the reset lines assert. */
  28 -       mdelay(PCIE_EN7581_RESET_TIME_MS);
  29 +       msleep(PCIE_EN7581_RESET_TIME_MS);
  30
  31         /*
  32          * Unlike the other MediaTek Gen3 controllers, the Airoha EN7581
  33 @@ -913,7 +913,7 @@ static int mtk_pcie_en7581_power_up(stru
  34          * Wait for the time needed to complete the bulk de-assert above.
  35          * This time is specific for EN7581 SoC.
  36          */
  37 -       mdelay(PCIE_EN7581_RESET_TIME_MS);
  38 +       msleep(PCIE_EN7581_RESET_TIME_MS);
  39
  40         pm_runtime_enable(dev);
  41         pm_runtime_get_sync(dev);